A full-mode FME VLSI architecture based on 8×8/4×4 adaptive Hadamard Transform for QFHD H.264/AVC encoder
نویسندگان
چکیده
Adaptive Block-size Transform (ABT) has been added to H.264/AVC standard with the Fidelity Range Extension. In this paper, we apply this ABT concept to our FME design and propose a full-mode FME architecture based on 8x8/4x4 adaptive Hadamard Transform. This technique can avoid unifying all variable block-size blocks into 4x4-size blocks and improve the encoding performance. We also exploit the linearity of Hadamard Transform in quarter-pel refinement and decrease the cycles caused by the second long search process. In architecture level, we employ two interpolating engines that can support 8-pel and 4-pel input to time-share one SATD (Sum of Absolute Hadamard Transform) Generator. These strategies can increase parallelism and reduce the cycles efficiently. Besides, this design can support full modes, which guarantees the encoding performance. Experimental results show that our design can achieve real-time processing for QFHD@30fps at the operation frequency of 320MHz with 444.6K gates hardware.
منابع مشابه
A Full-mode FME VLSI Architecture Based on 8x8/4x4 Adaptive Hadamard Transform For QFHD H.264/AVC Encoder
Adaptive Block-size Transform (ABT) has been added to H.264/AVC standard with the Fidelity Range Extension. In this paper, we apply this ABT concept to our FME design and propose a full-mode FME architecture based on 8x8/4x4 adaptive Hadamard Transform. This technique can avoid unifying all variable block-size blocks into 4x4-size blocks and improve the encoding performance. We also exploit the...
متن کاملHigh Performance VLSI Architecture of Fractional Motion Estimation for H.264/AVC
Due to its high computational complexity, fractional motion estimation (FME) needs acceleration for real-time high-resolution applications. This paper proposes a high performance and cost efficient VLSI architecture for full-search FME in H.264/AVC. For half-pixel ME, 112 4×4 processing elements are processing in parallel, the included half-pixel interpolator is based on 4×4 block, and is reali...
متن کاملA Unified Architecture for Implementation of the Entire Transforms in the H.264/AVC Encoder
Integer Discrete Cosine Transform (DCT) is among the techniques used to improve the performance of the H.264/AVC Standard. All the profiles in the H.264/AVC standard support 4×4 integer DCT and the high profiles of this standard support 8×8 integer DCT as well as the 4×4 integer DCT. Various hardware realizations have been proposed for forward and inverse integer DCT in the literature because t...
متن کاملAn Efficient VLSI Architecture of Fractional Motion Estimation in H.264 for HDTV
Fractional Motion Estimation (FME) in highdefinition H.264 presents a significant design challenge in terms of memory bandwidth, latency and area cost as there are various modes and complex mode decision flow, which require over 45% of the computation complexity in the H.264 encoding process. In this paper, a new highperformance VLSI architecture for Fractional Motion Estimation (FME) in H.264/...
متن کاملVLSI Architecture Design of Fractional Motion Estimation for H.264/AVC
The H.264/AVC Fractional Motion Estimation (FME) with rate-distortion constrained mode decision can improve the rate-distortion efficiency by 2–6 dB in peak signal-to-noise ratio. However, it comes with considerable computation complexity. Acceleration by dedicated hardware is a must for real-time applications. The main difficulty for FME hardware implementation is parallel processing under the...
متن کامل